Conversion of number system

Number Converter

Number Converter (Supports 128-bit Numbers)

Comments

Post a Comment

Popular posts from this blog

cache maping using Verilog

Direct mapped cache using Verilog  `timescale 1ns / 1ps module direct_mapped_cache #(     parameter DATA_WIDTH = 32, // Data width (32-bit)     parameter ADDR_WIDTH = 8, // Address width (8-bit)     parameter CACHE_SIZE = 16 // Cache size in terms of number of blocks (16 blocks) )(     input clk, // Clock signal     input rst, // Reset signal     input [ADDR_WIDTH-1:0] address, // Address from CPU     input [DATA_WIDTH-1:0] write_data, // Data to be written     input mem_write, // Memory write signal     input mem_read, // Memory read signal     output reg [DATA_WIDTH-1:0] read_data, // Data to CPU     output reg hit // Cache hit signal );     // Cache line structure     reg [DATA_WIDTH-1:0] cache_data [CACHE_SIZE-1:0]; // Cache memory for storing data     reg ...
Read more

clock divider using Verilog

Verilog code for clock divider:  A clock divider circuit creates lower frequency clock signals from an input clock source. The divider circuit counts input clock cycles, and drives the output clock low and then high for some number of input clock cycles. `timescale 1ns/1ps; module clockdivider(clk,divideby2,divideby4,divideby8,rst); input clk,rst; reg [3:0]count; output reg divideby2,divideby4,divideby8,divideby16; always@(posedge clk) begin if(rst==0) count=4'b0000; else count=count+1;   divideby2=count[0];   divideby4=count[1];   divideby8=count[2];   divideby16=count[3]; end endmodule Test bench code: `timescale 1ns/1ps; module clockdivider_tb;         // Inputs         reg clk;         reg rst;         // Outputs         wire divideby2;         wire divideby4;         wire divideby8;         wire divi...
Read more

vending machine using Verilog

Hi welcome to qyestverse   Verilog code for vending machine: `timescale 1ns / 1ps module vending_machine (     input clk,reset,select_item,              input [1:0] coin, // Input coin: 2'b01 for 1 unit, 2'b10 for 2 units     output reg dispense,       output reg [3:0] change  );     parameter IDLE = 3'b000,               ONE_UNIT = 3'b001,               TWO_UNITS = 3'b010,               ITEM_READY = 3'b011,               DISPENSE = 3'b100;     reg [2:0] current_state, next_state;     reg [3:0] amount; // Tracks the inserted amount     always @(posedge clk or posedge reset) begin         if (reset) begin             current_state <= IDLE;      ...
Read more